

If you use or reference these slides or the associated textbook, please cite the original authors' work as follows:

Toulson, R. & Wilmshurst, T. (2016). Fast and Effective Embedded Systems Design - Applying the ARM mbed (2<sup>nd</sup> edition), Newnes, Oxford, ISBN: 978-0-08-100880-5.


# Letting Go of the mbed Libraries

The mbed library contains many useful functions, which allow us to write simple and effective code. This seems a good thing, but it is also sometimes limiting. What if we want to use a peripheral in a way not allowed by any of the functions? Therefore it is useful to understand how peripherals can be configured by direct access to the microcontroller's registers. In turn, this leads to a deeper insight into some aspects of how a microcontroller works. As a byproduct, and because we will be working at the bit and byte level, this study develops further skills in C programming.



# **Control Register Concepts**

How does the CPU, running its program, communicate with all the peripherals on the microcontroller?




#### Control Register Concepts

Each microcontroller peripheral has one or more system control registers which act as the doorway between the peripheral and the CPU.

To the CPU, these registers look just like memory locations, and each has its own address in the memory map.

Each of the bits in the register is wired across to the peripheral. They might carry control or status information, or provide a path for data flow.

The microcontroller peripherals also usually generate interrupts, for example to flag when an ADC conversion is complete.



# mbed Digital I/O Control Registers

Using the control registers, it is possible to set each port pin as an input or as an output. Each port has a 32-bit register whose bits control the direction of each of its pins, called the **FIODIR** registers. There are also single-byte versions.


A second set of registers, called **FIOPIN**, hold the data value of the microcontroller's pins, whether they have been set as input or output.

Register Name	Register Function	Register Address
FIOnDIR	Sets the data direction of each pin in Port n, where n takes value 0 to 4. A port pin	-
	is set to output when its bit is set to 1, and as input when it is set to 0. Accessible	
	as word. Reset value = 0, i.e. all bits are set to input on reset.	
FIO0DIR	Example of above for Port 0.	0x2009C000
FIO2DIR	Example of above for Port 2.	0x2009C040
FIOnDIRp	Sets the data direction of each pin in byte p of Port n, where p takes value 0 to 3.	-
	A port pin is set to output when its bit is set to 1. Accessible as byte.	
FIO0DIR0	Example of above, Port 0 byte 0.	0x2009C000
FIO0DIR1	Example of above, Port 0 byte 1.	0x2009C001
FIO2DIR0	Example of above, Port 2 byte 0.	0x2009C040
FIO0PIN	Sets the data value of each bit in Port 0 or 2. Accessible as word. Reset value = 0.	0x2009C014
FIO2PIN		0x2009C054
FIO0PIN0	Sets the data value of each bit in least significant byte of Port 0 or 2. Accessible as	0x2009C014
FIO2PIN0	byte. Reset value = 0.	0x2009C054

#### **Example Digital I/O Control Registers**

# Connecting LPC1768 pins to mbed pins

Most of the mbed pins connect directly to the LPC1768 microcontroller. These connections can be seen in the mbed circuit diagram, and are summarised below. Against each mbed pin which connects directly is shown the LPC1768 pin number, its port bit id, and any further function applied by the mbed. Any function not used by the mbed is not shown (but can be found in the data sheet).



LED1: P1.18 LED2: P1.20 LED3: P1.21 LED3: P1.23

#### A Digital Output Application

This program replicates the opening LED flashing program, without using mbed libraries. It switches port 2 bit 0 (and hence mbed pin 26) high and low.

```
/*Program Example 14.1: Sets up a digital output pin using control registers, and
flashes an led.
                              */
// function prototypes
void delay(void);
//Define addresses of digital i/o control registers, as pointers to volatile data
#define FIO2DIR0 (*(volatile unsigned char *)(0x2009C040))
#define FIO2PIN0 (*(volatile unsigned char *)(0x2009C054))
int main() {
  FIO2DIR0=0xFF; // set port 2, lowest byte to output
 while(1) {
   FIO2PINO |= 0x01; // OR bit 0 with 1 to set pin high
   delay();
   FIO2PINO &= \sim 0 \times 01; // AND bit 0 with 0 to set pin low
   delay();
//delay function
void delay(void) {
 int j;
                             //loop variable j
  for (j=0; j<1000000; j++) {
   j++;
                             //waste time
   j--;
```

# **Digital Inputs**

We can create digital inputs simply by setting a port bit to input, using the correct bit in an **FIODIR** register. Program Example 14.3 develops the previous example, by including a digital input from a switch.

```
/* Program Example 14.3: Uses digital input and output using control registers, and
flashes an LED. LEDS connect to mbed pins 25 and 26. Switch input to pin 9.
// function prototypes
void delay(void);
//Define Digital I/O registers
#define FIOODIR0 (*( volatile unsigned char *)(0x2009C000))
#define FIOOPINO (*( volatile unsigned char *)(0x2009C014))
#define FIO2DIR0 (*(volatile unsigned char *)(0x2009C040))
#define FIO2PINO (*(volatile unsigned char *)(0x2009C054))
//some variables
char a:
char b:
char i;
int main() {
   FIO0DIR0=0x00;
                              // set all bits of port 0 byte 0 to input
   FIO2DIR0=0xFF;
                              // set port 2 byte 0 to output
   while(1) {
     if ((FIOOPIN0\&0x01)==1)\{ // bit test port 0 pin 0 (mbed pin 9)
       a=0x01;
                              // this reverses the order of LED flashing
      b = 0 \times 02;
                              // based on the switch position
     else {
```

# The Pin Select Register

The **PINSEL** register can allocate each pin to one of four possibilities. An example of part of one register, **PINSEL1**, is shown. This controls the upper half of Port 0.

Table 81. Pin function select register 1 (PINSEL1 - address 0x4002 C004) bit description

PINSEL1	Pin name	Function when 00	Function when 01	Function when 10	Function when 11	Reset value
1:0	P0.16	GPIO Port 0.16	RXD1	SSEL0	SSEL	00
3:2	P0.17	GPIO Port 0.17	CTS1	MISO0	MISO	00
5:4	P0.18	GPIO Port 0.18	DCD1	MOSI0	MOSI	00
7:6	P0.19[1]	GPIO Port 0.19	DSR1	Reserved	SDA1	00
9:8	P0.20[1]	GPIO Port 0.20	DTR1	Reserved	SCL1	00
11:10	P0.21 <sup>11</sup>	GPIO Port 0.21	RI1	Reserved	RD1	00
13:12	P0.22	GPIO Port 0.22	RTS1	Reserved	TD1	00
15:14	P0.23[1]	GPIO Port 0.23	AD0.0	I2SRX_CLK	CAP3.0	00
17:16	P0.24 <sup>11</sup>	GPIO Port 0.24	AD0.1	I2SRX_WS	CAP3.1	00
19:18	P0.25	GPIO Port 0.25	AD0.2	I2SRX_SDA	TXD3	00
21:20	P0.26	GPIO Port 0.26	AD0.3	AOUT	RXD3	00
23:22	P0.27[1][2]	GPIO Port 0.27	SDA0	USB_SDA	Reserved	00
25:24	P0.28[1][2]	GPIO Port 0.28	SCL0	USB_SCL	Reserved	00
27:26	P0.29	GPIO Port 0.29	USB_D+	Reserved	Reserved	00
29:28	P0.30	GPIO Port 0.30	USB_D-	Reserved	Reserved	00
31:30	-	Reserved	Reserved	Reserved	Reserved	00

(From LPC17xxx User Manual Rev. 3.1, UM10360)

#### The Pin Mode Register

As an example, **PINMODE0** is shown. This controls the input characteristics of the lower half of Port 0. The pattern is the same for every pin, so there's no need for repetition. Pull-up and pull-down resistors can be enabled. The repeater mode is a facility which enables pull-up resistor when the input is a Logic 1, and pull-down if it's low. If the external circuit changes so that the input is no longer driven, then the input will hold its most recent value.

Table 88. Pin Mode select register 0 (PINMODE0 - address 0x4002 C040) bit description

PINMODE0	Symbol	Value	Description	Reset value
1:0	P0.00MODE		Port 0 pin 0 on-chip pull-up/down resistor control.	00
		00	P0.0 pin has a pull-up resistor enabled.	
		01	P0.0 pin has repeater mode enabled.	
		10	P0.0 pin has neither pull-up nor pull-down.	
		11	P0.0 has a pull-down resistor enabled.	
3:2	P0.01MODE		Port 0 pin 1 control, see P0.00MODE.	00

# Power Control Registers

To conserve power, it is possible to turn off power and clock to many of the LPC1768 peripherals. This power management is controlled by the **PCONP** register, seen in part here. Where a bit is set to 1, the peripheral is enabled.

Table 46. Power Control for Peripherals register (PCONP - address 0x400F C0C4) bit description

Bit	Symbol	Description	Reset value
0	-	Reserved.	NA
1	PCTIM0	Timer/Counter 0 power/clock control bit.	1
2	PCTIM1	Timer/Counter 1 power/clock control bit.	1
3	PCUART0	UART0 power/clock control bit.	1
4	PCUART1	UART1 power/clock control bit.	1
5	-	Reserved.	NA
6	PCPWM1	PWM1 power/clock control bit.	1
7	PCI2C0	The I <sup>2</sup> C0 interface power/clock control bit.	1
8	PCSPI	The SPI interface power/clock control bit.	1
9	PCRTC	The RTC power/clock control bit.	1
10	PCSSP1	The SSP 1 interface power/clock control bit.	1
11	-	Reserved.	NA
12	PCADC	A/D converter (ADC) power/clock control bit.	0
		<b>Note:</b> Clear the PDN bit in the AD0CR before clearing this bit, and set this bit before setting PDN.	

# **Clock Select Registers**

Some control is possible over the peripheral's clock frequency, using the **PCLKSEL** registers. This will control the peripheral's speed of operation and hence its power consumption. Peripheral clocks are taken from the clock which drives the CPU, called **CCLK**. For the mbed, **CCLK** runs at 96 MHz. Partial details of **PCLKSEL0** are shown. Two bits are used per peripheral to control the clock frequency to each. The four possible combinations are also shown.

Table 40. Peripheral Clock Selection register 0 (PCLKSEL0 - address 0x400F C1A8) bit description


Bit	Symbol	Description	Reset value	
1:0	PCLK_WDT	Peripheral clock selection	n for WDT. 00	
3:2	PCLK_TIME	R0 Peripheral clock selection	n for TIMER0. 00	
5:4	PCLK_TIME	R1 Peripheral clock selection	n for TIMER1. 00	
7:6	PCLK_UART	Γ0 Peripheral clock selection	n for UART0. 00	
9:8	PCLK_			
11:10	-	Table 42. Peripheral Clock	Selection register bit values	
13:12	PCLK_	PCLKSEL0 and PCLKSEL1	Function	Reset
15:14	PCLK_	individual peripheral's clock		value
17:16	PCLK_	select options	DOLK wastink and COUKIA	00
19:18	-	00	PCLK_peripheral = CCLK/4	_00
21:20	PCLK_	01	PCLK_peripheral = CCLK	_
23:22	PCLK_	10	PCLK_peripheral = CCLK/2	
25:24	PCLK_	11	PCLK_peripheral = CCLK/8, except for CAN1, CAN2, and	
27:26	PCLK_		CAN filtering when "11" selects = CCLK/6.	
29:28	PCLK_			
31:30	PCLK ACF	Peripheral clock selection	n for CAN acceptance filtering.[1] 00	

<sup>[1]</sup> PCLK\_CAN1 and PCLK\_CAN2 must have the same PCLK divide value when the CAN function is used.

# Using the DAC

The LPC1768 DAC has a set of control registers. DAC power is always enabled, so there is no need to consider the **PCONP** register.

The *only* pin that the DAC output is available on is Port 0 pin 26, so this must be allocated through **PINSEL1** (where DAC output is labelled AOUT). This pin is connected to mbed pin 18.



The only register specific to the DAC that we use is the **DACR** register, shown here. On the LPC1768 the reference voltage is applied between terminals labelled  $V_{REFP}$  and  $V_{REFN}$ ; these are connected to 3.3 V and 0 V respectively.

Table 540: D/A Converter Register (DACR - address 0x4008 C000) bit description

Bit	Symbol	Value	Description	Reset Value
5:0	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
15:6	VALUE		After the selected settling time after this field is written with a new VALUE, the voltage on the AOUT pin (with respect to $V_{SSA}$ ) is VALUE × (( $V_{REFP}$ - $V_{REFN}$ )/1024) + $V_{REFN}$ .	0
16	BIAS[1]	0	The settling time of the DAC is 1 $\mu s$ max, and the maximum current is 700 $\mu A.$ This allows a maximum update rate of 1 MHz.	0
		1	The settling time of the DAC is 2.5 $\mu s$ and the maximum current is 350 $\mu A.$ This allows a maximum update rate of 400 kHz.	_
31:17	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

<sup>[1]</sup> The settling times noted in the description of the BIAS bit are valid for a capacitance load on the AOUT pin not exceeding 100 pF. A load impedance value greater than that value will cause settling time longer than the specified time. One or more graph(s) of load impedance vs. settling time will be included in the final data sheet.


# A DAC Application

Program Example 14.4 replicates the simple sawtooth waveform, as first achieved in Chapter 4. An integer variable, **dac\_value**, is repeatedly incremented and transferred to the DAC input, in register **DACR**. It has to be shifted left 6 times, to place it in the correct bits of the **DACR** register.

```
/* Program Example 14.4: Sawtooth waveform on DAC output. View on oscilloscope. Port
0.26 is used for DAC output, i.e. mbed Pin 18
                                                 * /
// function prototype
void delay(void);
// variable declarations
                          //the value to be output
int dac value;
//define addresses of control registers, as pointers to volatile data
#define DACR (*(volatile unsigned long *)(0x4008C000))
#define PINSEL1 (*(volatile unsigned long *)(0x4002C004))
int main(){
  PINSEL1=0 \times 00200000; //set bits 21-20 to 10 to enable analog out on P0.26
  while(1){
    for (dac value=0;dac value<1023;dac value=dac value+1) {</pre>
      DACR=(dac value << 6);
      delay();
void delay(void) //delay function.
//program continues
```

# Using the ADC

Controlling the ADC through its registers includes selecting or applying the voltage reference, clock speed, input channel, starting a conversion, detecting a completion, and reading the output data. The LPC1768 has a number of registers which control its ADC. Only two are applied here, the ADC control register, **ADCR**, and the Global Data Register, **ADGDR**. As the ADC is switched off on power-up, it needs to be enabled through bit 12 in the **PCONP** register.



# The ADC Control Register

Table 5	32: A/D C	ontrol	Register (AD0CR - address 0x4003 4000) bit description	
Bit	Symbol	Value	Description	Reset value
7:0	SEL		Selects which of the AD0.7:0 pins is (are) to be sampled and converted. For AD0, bit 0 selects Pin AD0.0, and bit 7 selects pin AD0.7. In software-controlled mode, only one of these bits should be 1. In hardware scan mode, any value containing 1 to 8 ones is allowed. All zeroes is equivalent to 0x01.	0x01
15:8	CLKDIV		The APB clock (PCLK_ADC0) is divided by (this value plus one) to produce the clock for the A/D converter, which should be less than or equal to 13 MHz. Typically, software should program the smallest value in this field that yields a clock of 13 MHz or slightly less, but in certain cases (such as a high-impedance analog source) a slower clock may be desirable.	0
16 E	BURST	1	The AD converter does repeated conversions at up to 200 kHz, scanning (if necessary) through the pins selected by bits set to ones in the SEL field. The first conversion after the start corresponds to the least-significant 1 in the SEL field, then higher numbered 1-bits (pins) if applicable. Repeated conversions can be terminated by clearing this bit, but the conversion that's in progress when this bit is cleared will be completed.  Remark: START bits must be 000 when BURST = 1 or conversions will not start. If BURST is set to 1, the ADGINTEN bit in the ADOINTEN register (Table 534) must be set to 0.	0
		0	Conversions are software controlled and require 65 clocks.	_
20:17	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
21	PDN	1	The A/D converter is operational.	0
		0	The A/D converter is in power-down mode.	
23:22	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
26:24	START		When the BURST bit is 0, these bits control whether and when an A/D conversion is started:	0
		000	No start (this value should be used when clearing PDN to 0).	
		001	Start conversion now.	
		010	Start conversion when the edge selected by bit 27 occurs on the P2.10 / EINT0 / NMI pin.	_
		011	Start conversion when the edge selected by bit 27 occurs on the P1.27 / CLKOUT / USB_OVRCRn / CAP0.1 pin.	
		100	Start conversion when the edge selected by bit 27 occurs on MAT0.1. Note that this does not require that the MAT0.1 function appear on a device pin.	
		101	Start conversion when the edge selected by bit 27 occurs on MAT0.3. Note that it is not possible to cause the MAT0.3 function to appear on a device pin.	
		110	Start conversion when the edge selected by bit 27 occurs on MAT1.0. Note that this does not require that the MAT1.0 function appear on a device pin.	
		111	Start conversion when the edge selected by bit 27 occurs on MAT1.1. Note that this does not require that the MAT1.1 function appear on a device pin.	
27	EDGE		This bit is significant only when the START field contains 010-111. In these cases:	0
		1	Start conversion on a falling edge on the selected CAP/MAT signal.	
		0	Start conversion on a rising edge on the selected CAP/MAT signal.	
31:28	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

# The ADC Global Data Register

Table 533: A/D Global Data Register (AD0GDR - address 0x4003 4004) bit description

Bit	Symbol	Description	Reset value
3:0	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
15:4	RESULT	When DONE is 1, this field contains a binary fraction representing the voltage on the AD0[n] pin selected by the SEL field, as it falls within the range of $V_{REFP}$ to $V_{REFN}$ . Zero in the field indicates that the voltage on the input pin was less than, equal to, or close to that on $V_{REFN}$ , while 0xFFF indicates that the voltage on the input was close to, equal to, or greater than that on $V_{REFP}$ .	NA
23:16	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
26:24	CHN	These bits contain the channel from which the RESULT bits were converted (e.g. 000 identifies channel 0, 001 channel 1).	NA
29:27	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
30	OVERRUN	This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the RESULT bits. This bit is cleared by reading this register.	0
31	DONE	This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read and when the ADCR is written. If the ADCR is written while a conversion is still in progress, this bit is set and a new conversion is started.	0

# An ADC Bargraph Application (initialisation)

```
/* Program Example 14.5: A bar graph meter for ADC input, using control registers to
set up ADC and digital I/O
                                                 * /
// variable declarations
char ADC channel=1;  // ADC channel 1
int ADCdata; //this will hold the result of the conversion
// function prototype
void delay(void);
//define addresses of control registers, as pointers to volatile data
//(i.e. the memory contents)
#define PINSEL1 (*(volatile unsigned long *)(0x4002C004))
#define PCONP (*(volatile unsigned long *)(0x400FC0C4))
#define ADOCR (*(volatile unsigned long *)(0x40034000))
#define ADOGDR (*(volatile unsigned long *)(0x40034004))
#define FIO2DIR0 (*(volatile unsigned char *)( 0x2009C040))
#define FIO2PIN0 (*(volatile unsigned char *)( 0x2009C054))
int main() {
 FIO2DIR0=0xFF;// set lower byte of Port 2 to output, this drives bar graph
//initialise the ADC
 PINSEL1=0x00010000; //set bits 17-16 to 01 to enable AD0.1 (mbed pin 16)
                               // enable ADC clock
 PCONP = (1 << 12);
 ADOCR = (1 << ADC channel) // select channel 1
         | (4 << 8) // Divide incoming clock by (4+1), giving 4.8MHz
         | (0 \ll 16)  // BURST = 0, conversions under software control
         | (1 << 21) // PDN = 1, enables power
         | (1 \ll 24); // START = 1, start A/D conversion now
```

# An ADC Bargraph Application (main while(1) loop)

```
// infinite loop
while(1) {
   ADOCR = ADOCR | 0 \times 010000000; //start conversion by setting bit 24 to 1,
                                                             //by ORing
   // wait for it to finish by polling the ADC DONE bit
   while ((ADOGDR \& 0x80000000) == 0) { //test DONE bit, wait till it's 1
   ADCdata = AD0GDR;
                               // get the data from ADOGDR
   ADOCR &= 0xF8FFFFFF; //stop ADC by setting START bits to zero
  // Shift data 4 bits to right justify, and 2 more to give 10-bit ADC
  // value - this gives convenient range of just over one thousand.
   ADCdata=(ADCdata>>6) &0x03FF; //and mask
                          //clear the output buffer
   DigOutData=0x00;
   //display the data
   if (ADCdata>200)
     DigOutData=(DigOutData|0x01); //set the lsb by ORing with 1
   if (ADCdata>400)
     DigOutData=(DigOutData|0x02); //set the next 1sb by ORing with 1
   if (ADCdata>600)
     DigOutData=(DigOutData|0x04);
   if (ADCdata>800)
     DigOutData=(DigOutData|0x08);
   if (ADCdata>1000)
     DigOutData=(DigOutData|0x10);
   FIO2PIN0 = DigOutData; // set port 2 to Digoutdata
   delay(); // pause
   void delay(void) {
                                      //delay function.
//program continues
```

# **Changing ADC Conversion Speed**

One of the limitations of the mbed ADC library is the slow speed of conversion. This can be varied by adjusting the ADC clock speed. Program Example 14.6 replicates Program Example 5.5, and combines ADC, DAC and digital I/O, illustrating how these can be used together.

```
/* Program Example 14.6: Explore ADC conversion times, programming control registers
directly. ADC value is transferred to DAC, while an output pin is strobed to indicate
conversion duration. Observe on oscilloscope
                                                                             * /
 while(1){      // infinite loop
   // start A/D conversion by modifying bits in the ADOCR register
   ADOCR &= (ADOCR & 0xFFFFFF00);
   FIO2PINO \mid = 0 \times 01;
                                          // OR bit 0 with 1 to set pin high
   ADOCR |= (1 << ADC channel) | (1 << 24);
   // wait for it to finish by polling the ADC DONE bit
   while ((ADOGDR & 0 \times 800000000) == 0) {
                                         // AND bit 0 with 0 to set pin low
   FIO2PINO &= \sim 0 \times 01;
   ADCdata = AD0GDR;
                                // get the data from ADOGDR
                                //stop ADC by setting START bits to zero
   ADOCR &= 0xF8FFFFFF;
   // shift data 4 bits to right justify, and 2 more to give 10-bit ADC value
   ADCdata=(ADCdata>>6) &0x03FF; //and mask
   DACR=(ADCdata<<6); //could be merged with previous line,
                             // but separated for clarity
                            //insert delay if wished
   //delay();
```

# A Conclusion on Using the Control Registers

- We have explored the use of the LPC1768 control registers, in connection with use of the digital I/O, ADC and DAC peripherals.
- We have demonstrated how these registers allow the peripherals to be controlled directly, without using the mbed libraries. This has allowed greater flexibility of use of the peripherals, at the cost of getting into the tiny detail of the registers, and programming at the level of the bits that make them up.
- Ordinarily we probably wouldn't want to program like this; it's timeconsuming, inconvenient and error-prone. However if we need a configuration or setting not offered by the mbed libraries, this approach can be a way forward.
- While we've only worked in this way in connection with three of the peripherals, it's possible to do it with any of them. The three used are some of the simpler; others require even more attention to detail.

#### **Chapter Review**

- In this chapter we have recognised a different way of controlling the mbed peripherals. It demands a much deeper understanding of the mbed microcontroller, but allows for much greater flexibility.
- There are registers which relate just to one peripheral, and others which relate to microcontroller performance as a whole.
- We have begun to implement features that are not currently available in the mbed library, for example in the change of the ADC conversion speed.
- The chapter only introduces a small range of the control registers which are used by the LPC1768. However it should have given you the confidence to look up and begin to apply any that you need.

